



## TPS71202-EP

SGLS395-OCTOBER 2008

# DUAL, 250-mA OUTPUT, ULTRA-LOW NOISE, HIGH PSRR, LOW-DROPOUT LINEAR REGULATOR

## FEATURES

www.ti.com

- Dual 250-mA High-Performance RF LDOs
- Adjustable Output Voltage (1.2 V to 5.5 V)
- High PSRR: 65 dB at 10 kHz
- Ultra-Low Noise: 32 μVrms
- Fast Start-Up Time: 60 μs
- Stable with 2.2-µF Ceramic Capacitor
- Excellent Load/Line Transient Response
- Very Low Dropout Voltage: 125 mV at 250 mA
- Independent Enable Pins
- Thermal Shutdown and Independent Current Limit
- Available in Thermally-Enhanced SON Package: 3 mm × 3 mm × 1 mm

## **APPLICATIONS**

- Cellular and Cordless Phones
- Wireless PDA/Handheld Products
- PCMCIA/Wireless LAN Applications
- Digital Camera/Camcorder/Internet Audio
- DSP/FPGA/ASIC/Controllers and Processors

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- (1) Custom temperature ranges available

## DESCRIPTION

The TPS71202 low-dropout (LDO) voltage regulator is tailored to noise-sensitive and RF applications. It features dual 250-mA LDOs with ultra-low noise, high power-supply rejection ratio (PSRR), and fast transient and start-up response. Each regulator output is stable with low-cost 2.2-µF ceramic output capacitors and features very low dropout voltages (125 mV typical at 250 mA). The regulator achieves fast start-up times (approximately 60 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (300 µA typical with both outputs enabled). When the device is placed in standby mode, the supply current is reduced to less than 0.3 µA typical. The regulator exhibits approximately 32  $\mu$ Vrms of output voltage noise with V<sub>OUT</sub> = 2.8 V and a 0.01-µF noise reduction (NR) capacitor. Applications with analog components that are noise-sensitive, such as portable RF electronics, benefit from high PSRR, low noise, and fast line and load transient features. The TPS71202 is offered in a thin 3-mm × 3-mm SON package and is fully specified from -55°C to 125°C (T<sub>.1</sub>).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Copyright © 2008, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## TPS71202-EP

# NSTRUMENTS

www.ti.com

XAS


#### SGLS395-OCTOBER 2008

1 and

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DRC PACKAGE 3-mm × 3-mm SON (TOP VIEW)										
IN	1	10	EN1							
NC	2	9	FB1							
OUT1	3	8	EN2							
OUT2	4	[7	FB2							
GND	<u>5</u> i	6	NR							



#### **ORDERING INFORMATION**<sup>(1)</sup>

TJ	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SON-10 - DRC	Reel of 250	TPS71202MDRCTEP	CVQ

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating junction temperature range unless otherwise noted<sup>(1)</sup>

V <sub>IN</sub>	Input voltage range	IN	–0.3 V to 6 V
V <sub>EN1</sub> , V <sub>EN2</sub>	Input voltage range	EN1, EN2	–0.3 V to V <sub>IN</sub> + 0.3 V
V <sub>OUT</sub>	Output voltage range	–0.3 V to 6 V	
	Peak output current	Internally limited	
	Output short-circuit duration	Indefinite	
	Continuous total power dissipation		See Dissipation Ratings Table
TJ	Junction temperature range		–55°C to 150°C
	Storage temperature range		–65°C to 150°C
	Electrostatic discharge rating	Human-Body Model (HBM)	2000 V
ESD	Electrostatic discharge rating	Charged-Device Model (CDM)	500 V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

BOARD	PACKAGE	$R_{ heta JC}$	$R_{\theta JA}$	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
High-K <sup>(1)</sup>	DRC	48	52	19 mW/°C	1.92 W	1.06 W	0.77 W

(1) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on the top and bottom of the board.



www.ti.com

### **ELECTRICAL CHARACTERISTICS**


over operating temperature range ( $T_J = -55^{\circ}C$  to +125°C),  $V_{IN}$  = highest ( $V_{OUT(nom)}$  + 1 V) or 2.7 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN1, 2} = 1.2 \text{ V}$ ,  $C_{OUT} = 10 \mu$ F,  $C_{NR} = 0.01 \mu$ F, and adjustable LDOs are tested at  $V_{OUT} = 3.0 \text{ V}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}C$ .


PARAMETER			Т	MIN	TYP	MAX	UNIT		
V <sub>IN</sub>	Input voltage range <sup>(1)</sup>			2.7		5.5	V		
V <sub>FB</sub>	Internal reference (adjust	able LDOs)			1.200	1.225	1.250	V	
	Output voltage range (adjustable LDOs)				V <sub>FB</sub>	5.5	5 – V <sub>DO</sub>	V	
		Nominal	T <sub>J</sub> = +25°C, I	<sub>OUT</sub> = 0 mA	-1.5		+1.5		
V <sub>OUT</sub>	Accuracy <sup>(1)</sup>	Over V <sub>IN</sub> , I <sub>OUT</sub> , and temperatur e		$V_{OUT} + 1.0 V \le V_{IN} \le 5.5 V,$ 0 $\mu A \le I_{OUT} \le 250 mA$			+3	%	
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation <sup>(1)</sup>		V <sub>OUT</sub> + 1.0 V	$\leq V_{IN} \leq 5.5 V$		0.05		%/V	
ΔV <sub>OUT</sub> %/ΔI <sub>OU</sub> τ	Load regulation		0 μA ≤ I <sub>OUT</sub> ≤	250 mA		0.8		%/mA	
V <sub>DO</sub>	Dropout voltage ( $V_{IN} = V_{OUT(nom)} - 0.1V$ )		$I_{OUT1} = I_{OUT2}$		125	315	mV		
I <sub>CL</sub>	Output current limit		$V_{OUT} = 0.9 \times$	V <sub>OUT(nom)</sub>	400	600	800	mA	
	One LDO enabled		I <sub>OUT</sub> = 1 mA	I <sub>OUT</sub> = 1 mA (enabled channel)		190	250		
I <sub>GND</sub>	Ground pin current	Both LDOs enabled	$I_{OUT1} = I_{OUT2}$	$I_{OUT1} = I_{OUT2} = 1 \text{ mA to } 250 \text{ mA}$			600	μA	
I <sub>SHDN</sub>	Shutdown current <sup>(2)</sup>		$V_{\sf EN} \leq 0.4 ~ {\sf V}, ~ 0 ~ {\sf V} \leq V_{\sf IN} \leq 5.5 ~ {\sf V}$			0.3	2.0	μA	
I <sub>FB</sub>	FB pin current					0.1	1.50	μA	
V	Output noise voltage,		No $C_{NR}$ , $I_{OUT}$ = 250 mA		80.0 × V <sub>OUT</sub>				
Vn	BW = 10 Hz to 100 kHz		$C_{NR} = 0.01 \ \mu$	11.	8 × V <sub>out</sub>		μVrms		
PSRR	Power-supply rejection ra	tio	f = 100 Hz, I <sub>C</sub>		65		dB		
FORK	(ripple rejection)		$f = 10 \text{ kHz}, I_{C}$		65		uБ		
t <sub>STR</sub>	Startup time		V <sub>OUT</sub> = 2.85 V	V, $R_L = 30\Omega$ , $C_{NR} = 0.001 \ \mu F$		60		μs	
V <sub>IH</sub>	Enable threshold high (El	N1, EN2)			1.2		V <sub>IN</sub>	V	
VIL	Enable threshold low (EN1, EN2)				0		0.4	V	
I <sub>EN</sub>	Enable pin current (EN1,	EN2)	V <sub>IN</sub> = V <sub>EN</sub> = 5.5 V		-1		1	μA	
т	Thormal objetdown to see	roturo	Shutdown	Temp increasing		+160		•	
T <sub>SD</sub>	Thermal shutdown tempe	alure	Reset	Temp decreasing		+140		- °C	
UVLO	Undervoltage lockout three	eshold	V <sub>IN</sub> rising	2.25		2.65	V		
	Undervoltage lockout hys	teresis	V <sub>IN</sub> falling		100		mV		

(1) Minimum  $V_{IN} = (V_{OUT} + V_{DO})$  or 2.7 V, whichever is greater. (2) For the adjustable version, this applies only after  $V_{IN}$  is applied; then  $V_{EN}$  transitions from high to low.



www.ti.com





#### Table 1. TERMINAL FUNCTIONS


TERMINAL		DECODIDITION
NAME	DRC	DESCRIPTION
IN	1	Unregulated input supply. A small 0.1-µF capacitor should be connected from IN to GND.
GND	5, Pad	Ground
OUT1	3	Output of the regulator. A small 2.2-µF ceramic capacitor is required from this pin to ground to assure stability.
OUT2	4	Same as OUT1 but for LDO2.
EN1	10	Driving the enable pin (EN) high turns on LDO1. Driving this pin low puts LDO1 into shutdown mode, reducing operating current. The enable pin should be connected to IN if not used.
EN2	8	Same as EN1 but controls LDO2.
FB1	9	Feedback for channel 1
FB2	7	Feedback for channel 2
NR	6	Noise reduction pin; connect an external bypass capacitor to reduce LDO output noise.
NC	2	No connection.

## **TPS71202-EP**



www.ti.com

SGLS395-OCTOBER 2008



# **TYPICAL CHARACTERISTICS**

For all voltage versions at T<sub>J</sub> = 25°C, V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1 V, I<sub>OUT</sub> = 1 mA, V<sub>EN</sub> = 1.2 V, C<sub>OUT</sub> = 2.2  $\mu$ F, and C<sub>NR</sub> = 0.01  $\mu$ F




www.ti.com

INSTRUMENTS

**Texas** 

## **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions at  $T_J = 25^{\circ}$ C,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA,  $V_{EN} = 1.2$  V,  $C_{OUT} = 2.2$   $\mu$ F, and  $C_{NR} = 0.01$   $\mu$ F (unless otherwise noted)






www.ti.com

# TPS71202-EP

SGLS395-OCTOBER 2008

## **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions at  $T_J = 25^{\circ}$ C,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA,  $V_{EN} = 1.2$  V,  $C_{OUT} = 2.2$   $\mu$ F, and  $C_{NR} = 0.01$   $\mu$ F (unless otherwise noted)




Submit Documentation Feedback

TEXAS INSTRUMENTS

www.ti.com

## **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions at  $T_J = 25^{\circ}$ C,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA,  $V_{EN} = 1.2$  V,  $C_{OUT} = 2.2$   $\mu$ F, and  $C_{NR} = 0.01$   $\mu$ F (unless otherwise noted)





www.ti.com

## **APPLICATION INFORMATION**

The TPS71202 dual low-dropout (LDO) regulator has been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout, high PSRR, ultra-low output noise, and low quiescent current (190  $\mu$ A typical per channel). When both outputs are disabled, the supply currents are reduced to less than 2  $\mu$ A.

#### INPUT AND OUTPUT CAPACITOR REQUIREMENTS

A 0.1- $\mu$ F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS71202, is required for stability. It improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor may be necessary if large, fast rise-time load transients are anticipated and the device is located several inches from the power source.

The TPS71202 requires an output capacitor connected between the outputs and GND to stabilize the internal control loops. The minimum recommended output capacitor is 2.2  $\mu$ F. If an output voltage of 1.8 V or less is chosen, the minimum recommended output capacitor is 4.7  $\mu$ F. Any ceramic capacitor that meets the minimum output capacitor requirements is suitable. Capacitors with higher ESR may be used, provided the ESR is less than 1  $\Omega$ .

#### **OUTPUT NOISE**

The internal voltage reference is a key source of noise in an LDO regulator. The TPS71202 has an NR pin that is connected to the voltage reference through a 250-k $\Omega$  internal resistor. The 250-k $\Omega$  internal resistor, in conjunction with an external ceramic

bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. To achieve a fast startup, the 250-k $\Omega$  internal resistor is shorted for 400  $\mu$ s after the device is enabled.

Because the primary noise source is the internal voltage reference, the output noise is greater for higher output voltage versions. For the case where no noise reduction capacitor is used, the typical noise ( $\mu$ Vrms) over 10 Hz to 100 kHz is 80 times the output voltage. If a 0.01- $\mu$ F capacitor is used from the NR pin to ground, the noise ( $\mu$ Vrms) drops to 11.8 times the output voltage.

## STARTUP CHARACTERISITCS

To minimize startup overshoot, the TPS71202 initially targets an output voltage that is approximately 80% of the final value. To avoid a delayed startup time, noise reduction capacitors of 0.01  $\mu$ F or less are recommended. Larger noise reduction capacitors cause the output to hold at 80% until the voltage on the noise reduction capacitor exceeds 80% of the bandgap voltage. The typical startup time with a 0.001- $\mu$ F noise reduction capacitor is 60  $\mu$ s. Once one of the output voltages is present, the startup time of the other output is not affected by the noise reduction capacitor.

#### PROGRAMMING THE TPS71202 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS71202 dual adjustable regulator is programmed using an external resistor divider, as shown in Figure 24. The output voltage is calculated using Equation 1:


$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$
(1)

where  $V_{REF} = 1.225$  V (the internal reference voltage).

Resistors R2 and R4 should be chosen for approximately a 40- $\mu$ A divider current. Lower value resistors can be used for improved noise performance but consume more power. Higher values should be avoided because leakage current at FB increases the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 40  $\mu$ A, and then calculate R1 using Equation 2:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$
(2)

To improve the stability and noise performance of the adjustable version, a small compensation capacitor can be placed between OUT and FB.



V<sub>OUT</sub> R1/R3 R2/R4 C1/C2

Output Voltage Programming Guide

1.225 V	Short	Open	Open
1.5 V	7.15 kΩ	30.1 kΩ	100 pF
2.5 V	31.6 kΩ	30.1 kΩ	22 pF
3.0 V	43.2 kΩ	30.1 kΩ	15 pF
3.3 V	49.9 kΩ	30.1 kΩ	15 pF
4.75 V	86.6 kΩ	30.1 kΩ	15 pF



$$C1 = \frac{(3 \times 10^{5}) \times (R1 + R2)}{(R1 \times R2)} \qquad (pF)$$
(3)

The suggested value of this capacitor for several resistor ratios is shown in Figure 24. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage  $\leq 1.8$  V is chosen, then the minimum recommended output capacitor is 4.7  $\mu$ F instead of 2.2  $\mu$ F.

#### DROPOUT VOLTAGE

The TPS712xx uses a PMOS pass transistor to achieve extremely low dropout. When ( $V_{IN} - V_{OUT}$ ) is less than the dropout voltage ( $V_{DO}$ ), the PMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DS, ON}$  of the PMOS pass element. Dropout voltages at lower currents can be approximated by calculating the effective  $R_{DS, ON}$  of the pass element and multiplying that resistance by the load current.  $R_{DS, ON}$  of the pass element can be obtained by dividing the dropout voltage by the rated output current.



#### www.ti.com

#### **TRANSIENT RESPONSE**

As with any regulator, increasing the size of the output capacitor reduces overshoot/undershoot magnitude but increase duration of the transient response. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the output to the feedback pin also improves stability and transient response. The transient response of the TPS71202 is enhanced with an active pulldown that engages when the output is overvoltaged. The active pulldown decreases the output recovery time when the load is removed. Figure 13 in the *Typical Characteristics* section shows the output transient response.

#### SHUTDOWN

Both enable pins are active high and are compatible with standard TTL-CMOS levels. The device is only completely disabled when both EN1 and EN2 are logic low. In this state, the LDO is completely off and the ground pin current drops to approximately 100 nA. With one output disabled, the ground pin current is slightly greater than half the nominal value. When shutdown capability is not required, the enable pins should be connected to the input supply.

#### INTERNAL CURRENT LIMIT

The TPS71202 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage.

The TPS71202 PMOS-pass transistors have a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (that is, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting may be appropriate.

#### THERMAL PROTECTION

Thermal protection disables both outputs when the junction temperature of either channel rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again

enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design heatsink), increase the ambient (including temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS71202 is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS71202 into thermal shutdown degrades device reliability.

#### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for a JEDEC high-K board is shown in the *Dissipation Ratings* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) \times I_{\rm OUT}$$
(4)

Power dissipation can be minimized by using the lowest possible input voltage necessary to ensure the required output voltage.

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS71202MDRCTEP	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
V62/08621-01XE	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS71202-EP :


Catalog: TPS71202

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




1	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS71202MDRCTEP	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



# PACKAGE MATERIALS INFORMATION


6-Nov-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71202MDRCTEP	SON	DRC	10	250	190.5	212.7	31.8

## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Æ. Metalized features are supplier options and may not be on the package.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S-PVSON-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated